What's new

Welcome to App4Day.com

Join us now to get access to all our features. Once registered and logged in, you will be able to create topics, post replies to existing threads, give reputation to your fellow members, get your own private messenger, and so, so much more. It's also quick and totally free, so what are you waiting for?

The Verilog® Hardware Description Language

F

Frankie

Moderator
Joined
Jul 7, 2023
Messages
101,954
Reaction score
0
Points
36
d4b631152a6569424c12389fbb5885a0.jpeg

Free Download The Verilog® Hardware Description Language by Donald E. Thomas , Philip R. Moorby
English | PDF (True) | 2002 | 395 Pages | ISBN : 1402070896 | 7.8 MB
The Verilog language is a hardware description language that provides a means of specifying a digital system at a wide range of levels of abstraction. The language supports the early conceptual stages of design with its behavioral level of abstraction, and the later implementation stages with its structural abstractions. The language includes hierarchical constructs, allowing the designer to control a description's complexity.​

Verilog was originally designed in the winter of 1983/84 as a proprietary verification/ simulation product. Later, several other proprietary analysis tools were developed around the language, including a fault simulator and a timing analyzer. More recently, Verilog has also provided the input specification for logic and behavioral synthesis tools. The Verilog language has been instrumental in providing consistency across these tools. The language was originally standardized as IEEE standard #1364-1995. It has recently been revised and standardized as IEEE standard #1364-2001. This book presents this latest revision of the language, providing material for the beginning student and advanced user of the language.
It is sometimes difficult to separate the language from the simulator tool because the dynamic aspects of the language are defined by the way the simulator works. Further, it is difficult to separate it from a synthesis tool because the semantics of the language become limited by what a synthesis tool allows in its input specification and produces as an implementation. Where possible, we have stayed away from simulatorand synthesis-specific details and concentrated on design specification. But, we have included enough information to be able to write working executable models.
[/b]

Recommend Download Link Hight Speed | Please Say Thanks Keep Topic Live
Links are Interchangeable - Single Extraction
 
Top Bottom